离岸价格
获取最新报价|
Minimum Order
位置:
-
最小订单价格:
-
最小订单:
-
包装细节:
-
交货时间:
-
供应能力:
-
付款方式:
-
China
联系人 Ms. Michelle
Room 2021,Top Office,Glittery City,Shennan Rd.Futian District, Shenzhen, Guangdong
Computer Memory Modules Work Well on All the Motherboards
Keywords:Computer Memory,Memory Chips,Memory Banks
Note: The pictures shown are OEM without brand, if you need any brand or other package, please tell us.
Key Specifications:
· Application: desktop
· Operating system interface layer: JDX, ZLX, and Aterlin
· Model number: DBY**0X*4C3A/1GB
· Interface:DDR
· Model configuration: *4M x 8/*6C
· Package: ***-pin
· Frequency: **0MHz
· Memory capacity: **2MB
· Memory CAS latency: 3
· Voltage: 2.6V
· Function: non-ECC
· Memory speed: PC***0
· Memory socket: DIMM
· Particle package TSOP
· PC cyber warranty: 1 year (first *5 days direct replacement)
· Manufacturer warranty: 3 years warranty
·
Features:
o DDR **0/**3MHz and DDR II **3/**7/**0MHz
o **8/**4/***-pin socket type dual in line memory module (DIMM)
o Power supply: 2.6V
o Data rate: **0/**3/**3/**7/**0Mbps (maximum)
o 2.5V (SSTL*2 compatible) I/O for DDR I products, 1.8V power supply for DDR II products
o Double-data rate architecture, two data transfers/clock cycle
o Bi-directional, differential data strobe (DQS) transmitted/received with data to be used in capturing data at receiver
o Data inputs and outputs are synchronized with DQS
o DQS is edge aligned with data for read, center aligned with data for write
o Differential clock inputs (CK and CK)
o DLL aligns DQ and DQS transitions with CK transitions
o Commands entered on each positive CK edge: data and data mask referenced to both edges of DQS
o Four internal banks for concurrent operating (component)
o Data mask (DM) for write data
o Automatic pre charge option for each burst access
o Programmable burst length: 2, 4 and 8
o Programmable/CAS latency (CL): 3
o Programmable output driver strength: normal/weak
o Refresh cycles: ***2 refresh cycles/*4ms
o